RAM:0201A874
RAM:0201A874 ; =============== S U B R O U T I N E =======================================
RAM:0201A874
RAM:0201A874
RAM:0201A874 sub_201A874 ; CODE XREF: sub_201A5B8+2Ap
RAM:0201A874 ; sub_201A5B8+4Ep
RAM:0201A874 PUSH {R4-R7}
RAM:0201A876 LDRB R1, [R0,#5]
RAM:0201A878 ADDS R1, R1, #1
RAM:0201A87A STRB R1, [R0,#5]
RAM:0201A87C B loc_201A928
RAM:0201A87E ; ---------------------------------------------------------------------------
RAM:0201A87E
RAM:0201A87E loc_201A87E ; CODE XREF: sub_201A874+B8j
RAM:0201A87E MOVS R1, #1
RAM:0201A880 B loc_201A918
RAM:0201A882 ; ---------------------------------------------------------------------------
RAM:0201A882
RAM:0201A882 loc_201A882 ; CODE XREF: sub_201A874+78j
RAM:0201A882 LDRB R7, [R0,#5]
RAM:0201A884 CMP R7, #6
RAM:0201A886 BHI loc_201A8E0
RAM:0201A888
RAM:0201A888 loc_201A888 ; CODE XREF: sub_201A874+6Aj
RAM:0201A888 LDRB R6, [R0,#1]
RAM:0201A88A LDRB R5, [R0]
RAM:0201A88C CMP R5, R6
RAM:0201A88E BEQ loc_201A8D4
RAM:0201A890 LDRB R4, [R0,#2]
RAM:0201A892 CMP R5, R4
RAM:0201A894 BEQ loc_201A8D4
RAM:0201A896 LDRB R3, [R0,#3]
RAM:0201A898 CMP R5, R3
RAM:0201A89A BEQ loc_201A8D4
RAM:0201A89C LDRB R2, [R0,#4]
RAM:0201A89E CMP R5, R2
RAM:0201A8A0 BEQ loc_201A8D4
RAM:0201A8A2 CMP R5, R7
RAM:0201A8A4 BEQ loc_201A8D4
RAM:0201A8A6 CMP R6, R4
RAM:0201A8A8 BEQ loc_201A8D4
RAM:0201A8AA CMP R6, R3
RAM:0201A8AC BEQ loc_201A8D4
RAM:0201A8AE CMP R6, R2
RAM:0201A8B0 BEQ loc_201A8D4
RAM:0201A8B2 CMP R6, R7
RAM:0201A8B4 BEQ loc_201A8D4
RAM:0201A8B6 CMP R4, R3
RAM:0201A8B8 BEQ loc_201A8D4
RAM:0201A8BA CMP R4, R2
RAM:0201A8BC BEQ loc_201A8D4
RAM:0201A8BE CMP R4, R7
RAM:0201A8C0 BEQ loc_201A8D4
RAM:0201A8C2 CMP R3, R2
RAM:0201A8C4 BEQ loc_201A8D4
RAM:0201A8C6 CMP R3, R7
RAM:0201A8C8 BEQ loc_201A8D4
RAM:0201A8CA CMP R2, R7
RAM:0201A8CC BEQ loc_201A8D4
RAM:0201A8CE MOVS R0, #1
RAM:0201A8D0 POP {R4-R7}
RAM:0201A8D2 BX LR
RAM:0201A8D4 ; ---------------------------------------------------------------------------
RAM:0201A8D4
RAM:0201A8D4 loc_201A8D4 ; CODE XREF: sub_201A874+1Aj
RAM:0201A8D4 ; sub_201A874+20j ...
RAM:0201A8D4 LDRB R2, [R0,#5]
RAM:0201A8D6 ADDS R2, R2, #1
RAM:0201A8D8 STRB R2, [R0,#5]
RAM:0201A8DA LDRB R7, [R0,#5]
RAM:0201A8DC CMP R7, #6
RAM:0201A8DE BLS loc_201A888
RAM:0201A8E0
RAM:0201A8E0 loc_201A8E0 ; CODE XREF: sub_201A874+12j
RAM:0201A8E0 LDRB R2, [R0,#4]
RAM:0201A8E2 STRB R1, [R0,#5]
RAM:0201A8E4 ADDS R2, R2, #1
RAM:0201A8E6 STRB R2, [R0,#4]
RAM:0201A8E8
RAM:0201A8E8 loc_201A8E8 ; CODE XREF: sub_201A874+88j
RAM:0201A8E8 LDRB R2, [R0,#4]
RAM:0201A8EA CMP R2, #6
RAM:0201A8EC BLS loc_201A882
RAM:0201A8EE MOVS R2, #1
RAM:0201A8F0 STRB R2, [R0,#4]
RAM:0201A8F2 LDRB R2, [R0,#3]
RAM:0201A8F4 ADDS R2, R2, #1
RAM:0201A8F6 STRB R2, [R0,#3]
RAM:0201A8F8
RAM:0201A8F8 loc_201A8F8 ; CODE XREF: sub_201A874+98j
RAM:0201A8F8 LDRB R2, [R0,#3]
RAM:0201A8FA CMP R2, #6
RAM:0201A8FC BLS loc_201A8E8
RAM:0201A8FE MOVS R2, #1
RAM:0201A900 STRB R2, [R0,#3]
RAM:0201A902 LDRB R2, [R0,#2]
RAM:0201A904 ADDS R2, R2, #1
RAM:0201A906 STRB R2, [R0,#2]
RAM:0201A908
RAM:0201A908 loc_201A908 ; CODE XREF: sub_201A874+A8j
RAM:0201A908 LDRB R2, [R0,#2]
RAM:0201A90A CMP R2, #6
RAM:0201A90C BLS loc_201A8F8
RAM:0201A90E MOVS R2, #1
RAM:0201A910 STRB R2, [R0,#2]
RAM:0201A912 LDRB R2, [R0,#1]
RAM:0201A914 ADDS R2, R2, #1
RAM:0201A916 STRB R2, [R0,#1]
RAM:0201A918
RAM:0201A918 loc_201A918 ; CODE XREF: sub_201A874+Cj
RAM:0201A918 LDRB R2, [R0,#1]
RAM:0201A91A CMP R2, #6
RAM:0201A91C BLS loc_201A908
RAM:0201A91E MOVS R1, #1
RAM:0201A920 STRB R1, [R0,#1]
RAM:0201A922 LDRB R1, [R0]
RAM:0201A924 ADDS R1, R1, #1
RAM:0201A926 STRB R1, [R0]
RAM:0201A928
RAM:0201A928 loc_201A928 ; CODE XREF: sub_201A874+8j
RAM:0201A928 LDRB R1, [R0]
RAM:0201A92A CMP R1, #6
RAM:0201A92C BLS loc_201A87E
RAM:0201A92E MOVS R0, #0
RAM:0201A930 POP {R4-R7}
RAM:0201A932 BX LR
RAM:0201A932 ; End of function sub_201A874
Comments
0 B
|👍
/👎
0 B
|0 👍
/0 👎
0 B
|👍
/👎