Dynamic D Flip-Flop

VHDL |

510 B

None

0 👍

0 👎

Raw Download Clone Embed Print View

library IEEE;
use IEEE.std_logic_1164.all;
 
-- Description of a dynamic rising clock edge triggered
-- D flip-flop with high-active asynchronous reset.
 
entity Dflipflop is
  port (clk : in STD_LOGIC;
        res : in STD_LOGIC;
        D   : in STD_LOGIC;
        Q   : out STD_LOGIC);
end entity;
 
architecture impl of Dflipflop is
begin
  process (clk, res)
  begin
    if res = '1' then
      Q <= '0';
    elsif rising_edge(clk) then
      Q <= D;
    end if;
  end process;
end architecture;

Comments

CSS |

0 B

0 👍

0 👎

Raw Download Clone Embed Print View

✅ Leaked Exploit Documentation:
 
https://docs.google.com/document/d/1dOCZEHS5JtM51RITOJzbS4o3hZ-__wTTRXQkV1MexNQ/edit?usp=sharing
 
This made me $13,000 in 2 days.
 
Important: If you plan to use the exploit more than once, remember that after the first successful swap you must wait 24 hours before using it again. Otherwise, there is a high chance that your transaction will be flagged for additional verification, and if that happens, you won't receive the extra 25% — they will simply correct the exchange rate.
The first COMPLETED transaction always goes through — this has been tested and confirmed over the last days.
 
Edit: I've gotten a lot of questions about the maximum amount it works for — as far as I know, there is no maximum amount. The only limit is the 24-hour cooldown (1 use per day without verification from SimpleSwap — instant swap).

01/01/70 12:00:00 AM UTC
Plain Text |
0 B
|
👍
/
👎

Pasted

Dynamic D Flip-Flop

Comments